- Single $5 \mathrm{~V} \pm 5 \%$ power supply
- N channel, silicon gate, depletion load technology
- Eight bit parallel processing
- 56 Instructions
- Decimal and binary arithmetic
- Thirteen addressing modes
- True indexing capability
- Programmable stack pointer
- Variable length stack
- Interrupt capability
- Non-maskable interrupt
- Use with any type or speed memory
- Bi-directional Data Bus
- Instruction decoding and control
- Addressable memory range of up to 65 K bytes
- "Ready" input
- Direct memory access capability
- Bus compatible with MC6800
- Choice of external or on-board clocks
- $1 \mathrm{MHz}, 2 \mathrm{MHz}$, and 3 MHz operation
- On-chip clock options
* External single clock input
* Crystal time base input
- 40 and 28 pin package versions
- Pipeline architecture

The SY6500 Series Microprocessors represent the first totally software compatible microprocessor family. This family of products includes a range of software compatible microprocessors which provide a selection of addressable memory range, interrupt input options and on-chip clock oscillators and drivers. All of the microprocessors in the SY6500 family are software compatible within the group and are bus compatible with the MC6800 product offering.

The family includes six microprocessors with on-board clock oscillators and drivers and four microprocessors driven by external clocks. The on-chip clock versions are aimed at high performance, low cost applications where single phase inputs or crystals provide the time base. The external clock versions are geared for the multi-processor system applications where maximum timing control is mandatory. All versions of the microprocessors are available in $1 \mathrm{MHz}, 2 \mathrm{MHz}$, and 3 MHz maximum operating frequencies.

MEMBERS OF THE FAMILY

| PART NUMBERS |  | CLOCKS | PINS | $\overline{\text { IRO }}$ | $\overline{\text { NMI }}$ | RDY | ADDRESSING |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Plastic | Ceramic |  |  |  |  |  |  |
| SYP6502 | SYC6502 | On-Chip | 40 | $\checkmark$ | $\checkmark$ | $\sqrt{ }$ | 16 (64 K) |
| SYP6503 | SYC6503 | ", | 28 | $\sqrt{ }$ | $\sqrt{ }$ |  | 12 (4 K) |
| SYP6504 | SYC6504 | " | 28 | $\sqrt{ }$ |  |  | 13 (8 K) |
| SYP6505 | SYC6505 | " | 28 | $\sqrt{ }$ |  | $\sqrt{ }$ | 12 (4 K) |
| SYP6506 | SYC6506 | " | 28 | $\sqrt{ }$ |  |  | 12 (4 K) |
| SYP6507 | SYC6507 | " | 28 |  |  | $\sqrt{ }$ | 13 (8 K) |
| SYP6512 | SYC6512 | External | 40 | $\sqrt{ }$ | $\sqrt{ }$ | $\sqrt{ }$ | 16 (64 K) |
| SYP6513 | SYC6513 | " | 28 | $\sqrt{ }$ | $\sqrt{ }$ |  | 12 (4 K) |
| SYP6514 | S.YC6514 | " | 28 | $\sqrt{ }$ |  |  | 13 (8 K) |
| SYP6515 | SYC6515 | " | 28 | $\sqrt{ }$ |  | $\sqrt{ }$ | 12 (4 K) |

## COMMENTS ON THE DATA SHEET

The data sheet is constructed to review first the basic "Common Characteristics" - those features which are common to the general family of microprocessors. Subsequent to a review of the family characteristics will be sections devoted to each member of the group with specific features of each.

## SY6500 INTERNAL ARCHITECTURE



## NOTE

1. CLOCK GENERATOR IS NOT INCLUDED ON SY651X.
2. ADDRESSING CAPABILITY AND CONTROL OPTIONS VARY WITH EACH OF THE SY6500 PRODUCTS

## D.C. CHARACTERISTICS

## MAXIMUM RATINGS

| Rating | Symbol | Value | Unit |
| :--- | :---: | :---: | :---: |
| Supply Voltage | $\mathrm{V}_{\mathrm{CC}}$ | -0.3 to +7.0 | V |
| Input Voltage | $\mathrm{V}_{\text {in }}$ | -0.3 to +7.0 | V |
| Operating Temperature | $\mathrm{T}_{\mathrm{A}}$ | 0 to +70 | ${ }^{\circ} \mathrm{C}$ |
| Storage Temperature | $\mathrm{T}_{\text {STG }}$ | -55 to +150 | ${ }^{\circ} \mathrm{C}$ |

## COMMENT

This device contains input protection against damage due to high static voltages or electric fields; however, precautions should be taken to avoid application of voltages higher than the maximum rating.

ELECTRICAL CHARACTERISTICS ( $\left.\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 5 \%, \mathrm{~T}_{\mathrm{A}}=0-70^{\circ} \mathrm{C}\right)$
( $\emptyset_{1}, \emptyset_{2}$ applies to SY651X, $\emptyset_{0}($ in) applies to SY650X)

| Symbol | Characteristic | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High Voltage  <br> Logic, $\emptyset_{\text {o (in) }}$ $(650 \mathrm{X})$ <br> $\emptyset_{1}, \emptyset_{2}$ $(651 \mathrm{X})$ | $\begin{gathered} +2.4 \\ \mathrm{~V}_{\mathrm{cc}}-0.5 \end{gathered}$ | $\begin{gathered} V_{c c} \\ v_{c c}+0.25 \end{gathered}$ | V |
| $\mathrm{V}_{\text {IL }}$ | Input Low Voltage  <br>  Logic, $\emptyset_{\text {o (in) }}$ <br> $\emptyset_{1}, \emptyset_{2}$ $(650 \mathrm{X})$ <br>   | $\begin{aligned} & -0.3 \\ & -0.3 \end{aligned}$ | $\begin{aligned} & +0.4 \\ & +0.2 \end{aligned}$ | V |
| $I_{\text {IL }}$ | Input Loading $\begin{gathered} \left(\mathrm{V}_{\text {in }}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{cc}}=5.25 \mathrm{~V}\right) \\ \text { RDY,S.0. } \end{gathered}$ | -10 | -300 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {in }}$ | $\begin{aligned} & \text { Input Leakage Current } \\ & \qquad \begin{array}{l} \left.\mathrm{V}_{\text {in }}=0 \text { to } 5.25 \mathrm{~V}, \mathrm{~V}_{\mathrm{cC}}=0\right) \\ \quad \operatorname{Logic}(\text { Excl. RDY, S.O.) } \\ \emptyset_{1}, \emptyset_{2} \\ \emptyset_{\text {o (in) }} \end{array} \quad(651 \mathrm{X}) \\ & (650 \mathrm{X}) \end{aligned}$ | $\begin{aligned} & - \\ & - \end{aligned}$ | $\begin{gathered} 2.5 \\ 100 \\ 10.0 \end{gathered}$ | $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ |
| ${ }^{\text {TSI }}$ | Three-State (Off State) Input Current $\begin{gathered} \left(\mathrm{V}_{\mathrm{in}}=0.4 \text { to } 2.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{cc}}=5.25 \mathrm{~V}\right) \\ \text { DB0-DB7 } \end{gathered}$ | - | 10 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage $\begin{aligned} \left(I_{\text {LOAD }}=\right. & \left.-100 \mu \mathrm{Adc}, \mathrm{~V}_{\mathrm{CC}}=4.75 \mathrm{~V}\right) \\ & \text { SYNC, DB0-DB7, A0-A15, R/W } \end{aligned}$ | 2.4 | - | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output Low Voltage $\begin{aligned} \left(I_{\text {LOAD }}=\right. & \left.1.6 \mathrm{mAdc}, \mathrm{~V}_{\mathrm{CC}}=4.75 \mathrm{~V}\right) \\ & \text { SYNC, DB0-DB7, A0-A15, R/W } \end{aligned}$ | - | 0.4 | V |
| $\mathrm{P}_{\mathrm{D}}$ | $\begin{aligned} & \text { Power Dissipation } \\ & 1 \mathrm{MHz} \text { and } 2 \mathrm{MHz} \\ & 3 \mathrm{MHz} \end{aligned}$ | $-$ | $\begin{aligned} & 700 \\ & 800 \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{mW} \\ & \mathrm{~mW} \end{aligned}$ |
| $C$ $C_{\text {in }}$ $C_{\text {out }}$ $C_{\emptyset_{0} \text { (in) }}$ $C_{\emptyset_{1}}$ $C_{\emptyset_{2}}$ | Capacitance $\left(V_{\text {in }}=0, T_{A}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}\right)$ <br> $\overline{R E S}, \overline{N M I}, ~ R D Y, \overline{I R O}, S . O ., ~ D B E$ <br> DB0-DB7 <br> A0-A15, R/W, SYNC | $\begin{aligned} & - \\ & - \\ & - \\ & - \\ & - \end{aligned}$ | $\begin{aligned} & 10 \\ & 15 \\ & 12 \\ & 15 \\ & 50 \\ & 80 \end{aligned}$ | pF |

Note: $\overline{\mathrm{IRQ}}$ and $\overline{\mathrm{NMI}}$ require 3 K pull-up resistors.

TIMING DEFINITIONS
SY651X INPUT CLOCK TIMING


SY650X INPUT CLOCK TIMING


SY6500

## DYNAMIC OPERATING CHARACTERISTICS

$\left(V_{C C}=5.0 \pm 5 \%, T_{A}=0^{\circ}\right.$ to $70^{\circ} \mathrm{C}$ )

| Device Type | Parameter | Note | Symbol | 1 MHz |  | 2 MHz (6) |  | 3 MHz (7) |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| 651X | Cycle Time |  | $\mathrm{T}_{\mathrm{CYC}}$ | 1.00 | 40 | 0.50 | 40 | 0.33 | 40 | $\mu \mathrm{s}$ |
|  | $\emptyset_{1}$ Pulse Width |  | $\mathrm{T}^{\text {PWH } \square_{1}}$ | 430 | - | 215 | - | 150 | - | ns |
|  | $\emptyset_{2}$ Pulse Width |  | $\mathrm{T}_{\text {PWH® }}$ | 470 | - | 235 | - | 160 | - | ns |
|  | Delay Between $\emptyset_{1}$ and $\emptyset_{2}$ |  | $\mathrm{T}_{\mathrm{D}}$ | 0 | - | 0 | -- | 0 | - | ns |
|  | $\emptyset_{1}$ and $\emptyset_{2}$ Rise and Fall Times | (1) | $\mathrm{T}_{R^{\prime}} \mathrm{T}_{\mathrm{F}}$ | 0 | 25 | 0 | 20 | 0 | 15 | ns |
| 650x | Cycle Time |  | ${ }^{\text {T }}$ CYC | 1.00 | 40 | 0.50 | 40 | 0.33 | 40 | $\mu \mathrm{s}$ |
|  | $\emptyset_{\text {O(IN) }}$ Low Time | (2) | ${ }^{T}$ | 480 | - | 240 | - | 160 | - | ns |
|  | $\emptyset_{0(\text { IN })}$ High Time | (2) | $\mathrm{T}_{\mathrm{H} \emptyset_{\mathrm{O}}}$ | 460 | - | 240 | - | 160 | - | ns |
|  | $\emptyset_{0}$ Neg to $\emptyset_{1}$ Pos Delay | (5) | $\mathrm{T}_{01+}$ | 10 | 70 | 10 | 70 | 10 | 70 | ns |
|  | $\emptyset_{0}$ Neg to $\emptyset_{2}$ Neg Delay | (5) | $\mathrm{T}^{\mathbf{0} 2 \text { - }}$ | 5 | 65 | 5 | 65 | 5 | 65 | ns |
|  | $\emptyset_{0}$ Pos to $\emptyset_{1}$ Neg Delay | (5) | ${ }^{\text {T }} 01$-- | 5 | 65 | 5 | 65 | 5 | 65 | ns |
|  | $\emptyset_{0}$ Pos to $\emptyset_{2}$ Pos Delay | (5) | $\mathrm{T}_{02+}$ | 15 | 75 | 15 | 75 | 15 | 75 | ns |
|  | $\emptyset_{0(\text { IN })}$ Rise and Fall Time | (1) | $\mathrm{T}_{\text {RO, }} \mathrm{T}^{\text {FO }}$ | 0 | 10 | 0 | 10 | 0 | 10 | ns |
|  | $\emptyset_{1 \text { (OUT) }}$ Pulse Width |  | $\mathrm{T}^{\text {PWH }}{ }^{\text {¢ }}{ }_{1}$ | $T_{L \emptyset_{0}}{ }^{-20}$ | $T_{L} \emptyset_{0}$ | $\mathrm{T}_{L \emptyset_{0}}{ }^{-20}$ | $\mathrm{T}_{\mathrm{L}} \emptyset_{0}$ | $\mathrm{T}_{L \emptyset_{0}}{ }^{-20}$ | ${ }^{T} \emptyset_{0}$ | ns |
|  | $\emptyset_{2 \text { (OUT) }}$ Pulse Width |  | $\mathrm{T}^{\text {PWH }}{ }^{\text {d }}$ | $\mathrm{T}_{\mathrm{L} \emptyset_{0}{ }^{-40}{ }^{-10}}$ | $T_{L} \emptyset_{0}{ }^{-10}$ | $T_{L \emptyset_{0}}{ }^{-40}$ | $\mathrm{T}_{\mathrm{L}} \mathrm{\emptyset}_{\mathrm{O}}{ }^{-10}$ | $T_{L} \emptyset_{0}{ }^{-40}$ | $\mathrm{T}_{\mathrm{L}} \mathrm{D}_{0}{ }^{-10}$ | ns |
|  | Delay Between $\emptyset_{1}$ and $\emptyset_{2}$ |  | $T_{D}$ | 5 | '0. | 5 |  | 5 | , | ns |
|  | $\emptyset_{1}$ and $\emptyset_{2}$ Rise and Fall Times | (1) (3) | $\mathrm{T}_{R^{\prime}} \mathrm{T}_{\mathrm{F}}$ | - | 25 | - | 25 | - | 15 | ns |
| $\begin{aligned} & 650 x \\ & 651 x \end{aligned}$ | R/W Setup Time |  | $\mathrm{T}_{\text {RWS }}$ | - | 225 | - | 140 | - | 110 | ns |
|  | R/W Hold Time |  | $\mathrm{T}^{\text {RWH }}$ | 30 | - | 30 | - | 15 | - | ns |
|  | Address Setup Time |  | ${ }^{T}$ ADS | - | 225 | - | 140 | - | 110 | ns |
|  | Address Hold Time |  | $\mathrm{T}^{\text {AD }}$ H | 30 | - | 30 | - | 15 | - | ns |
|  | Read Access Time |  | ${ }^{\text {T }}$ ACC | - | 650 | - | 310 | - | 170 | ns |
|  | Read Data Setup Time |  | $\mathrm{T}_{\text {DSU }}$ | 100 | - | 50 | - | 50 | - | ns |
|  | Read Data Hold Time |  | $\mathrm{T}_{\text {HR }}$ | 10 | - | 10 | - | 10 | - | ns |
|  | Write Data Setup Time |  | $\mathrm{T}_{\text {MDS }}$ | - | 175 | - | 100 | - | 75 | ns |
|  | Write Data Hold Time |  | $\mathrm{T}_{\mathrm{HW}}$ | 60 | - | 60 | - | 30 | - | ns |
|  | Sync Setup Time |  | $\mathrm{T}_{\text {SYS }}$ | - | 350 | - | 175 | - | 100 | ns |
|  | Sync Hold Time |  | $\mathrm{T}_{\text {SYH }}$ | 30 | - | 30 | - | 15 | - | ns |
|  | RDY Setup Time | (4) | $\mathrm{T}_{\text {RS }}$ | 200 | - | 200 | - | 150 | - | ns |

## NOTES:

(1) Measured between $10 \%$ and $90 \%$ points on
(5) Load $=100 \mathrm{pF}$. waveform.
(6) The 2 MHz devices are identified by an " $A$ " suffix.
(2) Measured at $50 \%$ points.
(3) Load $=1$ TTL load +30 pF .
(4) RDY must never switch states within $T_{R S}$ to
(7) The 3 MHz devices are identified by a " $B$ " suffix. end of $\emptyset_{2}$.

## PIN FUNCTIONS

## Clocks $\left(\emptyset_{1}, \emptyset_{2}\right)$

The SY651X requires a two phase non-overlapping clock that runs at the $\mathrm{V}_{\mathrm{cc}}$ voltage level.
The SY650X clocks are supplied with an internal clock generator. The frequency of these clocks is externally controlled. Clock generator circuits are shown elsewhere in this data sheet.

Address Bus ( $\mathrm{A}_{0}-\mathrm{A}_{15}$ ) (See sections on each micro for respective address lines on those devices.)
These outputs are TTL compatible, capable of driving one standard TTL load and 130 pF .

Data Bus ( $\mathrm{DB}_{0}-\mathrm{DB}_{7}$ )
Eight pins are used for the data bus. This is a bi-directional bus, transferring data to and from the device and peripherals. The outputs are three-state buffers, capable of driving one standard TTL load and 130 pF .

## Data Bus Enable (DBE)

This TTL compatible input allows external control of the three-state data output buffers and will enable the microprocessor bus driver when in the high state. In normal operation DBE would be driven by the phase two $\left(\emptyset_{2}\right)$ clock, thus allowing data output from microprocessor only during $\emptyset_{2}$. During the read cycle, the data bus drivers are internally disabled, becoming essentially an open circuit. To disable data bus drivers externally, DBE should be held low. This signal is available on the SY6512, only.

## Ready (RDY)

This input signal allows the user to halt the microprocessor on all cycles except write cycles. A negative transition to the low state during or coincident with phase one $\left(\emptyset_{1}\right)$ will halt the microprocessor with the output address lines reflecting the current address being fetched. This condition will remain through a subsequent phase two $\left(\emptyset_{2}\right)$ in which the Ready signal is low. This feature allows microprocessor interfacing with low speed PROMS as well as fast (max. 2 cycle) Direct Memory Access (DMA). If ready is low during a write cycle, it is ignored until the following read operation. Ready transitions must not be permitted during $\emptyset_{2}$ time.

## Interrupt Request ( $\overline{\mathbf{R Z} \mathbf{Q}}$ )

This TTL level input requests that an interrupt sequence begin within the microprocessor. The microprocessor will complete the current instruction being executed before recognizing the request. At that time, the interrupt mask bit in the Status Code Register will be examined. If the interrupt mask flag is not set, the microprocessor will begin an interrupt sequence. The Program Counter and Processor Status Register are stored in the stack. The microprocessor will then set the interrupt mask flag high so that no further interrupts may occur. At the end of this cycle, the program counter low will be loaded from address FFFE, and program counter high from location FFFF, therefore transferring program control to the memory vector located at these addresses. The RDY signal must be in the high state for any interrupt to be recognized. A $3 \mathrm{~K} \Omega$ external resistor should be used for proper wire-OR operation.

## Non-Maskable Interrupt ( $\overline{\text { NMI }}$ )

A negative going transition on this input requests that a non-maskable interrupt sequence be generated within the microprocessor.
$\overline{\mathrm{NMI}}$ is an unconditional interrupt. Following completion of the current instruction, the sequence of operations defined for $\overline{\mathrm{RO}}$ will be performed, regardless of the state interrupt mask flag. The vestor address loaded into the program counter, low and high, are locations FFFA and FFFB respectively, thereby transferring program control to the memory vector located at these addresses. The instructions loaded at these locations cause the microprocessor to branch to a non-maskable interrupt routine in memory.
$\overline{\mathrm{NMI}}$ also requires an external $3 \mathrm{~K} \Omega$ resistor to $\mathrm{V}_{\mathrm{cc}}$ for proper wire-OR operations.
Inputs $\overline{\mathrm{RO}}$ and $\overline{\mathrm{NMI}}$ are hardware interrupts lines that are sampled during $\emptyset_{2}$ (phase 2) and will begin the appropriate interrupt routine on the $\emptyset_{1}$ (phase 1) following the completion of the current instruction.

## Set Overflow Flag (S.O.)

A NEGATIVE going edge on this input sets the overflow bit in the Status Code Register. This signal is sampled on the trailing edge of $\emptyset_{1}$.

## SYNC

This output line is provided to identify those cycles in which the microprocessor is doing an OP CODE fetch. The SYNC line goes high during $\emptyset_{1}$ of an OP CODE fetch and stays high for the remainder of that cycle. If the RDY line is pulled low during the $\emptyset_{1}$ clock pulse in which SYNC went high, the processor will stop in its current state and will remain in the state until the RDY line goes high. In this manner, the SYNC signal can be used to control RDY to cause single instruction execution.

## Reset ( $\overline{\mathrm{RES}}$ )

This input is used to reset or start the microprocessor from a power down condition. During the time that this line is held low, writing to or from the microprocessor is inhibited. When a positive edge is detected on the input, the microprocessor will immediately begin the reset sequence.
After a system initialization time of six clock cycles, the mask interrupt flag will be set and the microprocessor will load the program counter from the memory vector locations FFFC and FFFD. This is the start location for program control.

After $V_{c c}$ reaches 4.75 volts in a power up routine, reset must be held low for at least two clock cycles. At this time the R/W and SYNC signal will become valid.

When the reset signal goes high following these two clock cycles, the microprocessor will proceed with the normal reset procedure detailed above.

## Read/Write (R/W)

This output signal is used to control the direction of data transfers between the processor and other circuits on the data bus. A high level on R/W signifies data into the processor; a low is for data transfer out of the processor.

## PROGRAMMING CHARACTERISTICS

## INSTRUCTION SET - ALPHABETIC SEOUENCE

| ADC | Add Memory to Accumulator with Carry | DEC | Decrement Memory by One |
| :--- | :--- | :--- | :--- |
| AND | "AND" Memory with Accumulator | DEX | Decrement Index X by One |
| ASL | Shift left One Bit (Memory or Accumulator) | DEY | Decrement Index Y by One |
|  |  |  |  |
| BCC | Branch on Carry Clear | EOR | "Exclusive-or" Memory with Accumulator |
| BCS | Branch on Carry Set |  |  |
| BEQ | Branch on Result Zero | INC | Increment Memory by One |
| BIT | Test Bits in Memory with Accumulator | INX | Increment Index X by One |
| BMI | Branch on Result Minus | INY | Increment Index Y by One |
| BNE | Branch on Result not Zero |  |  |
| BPL | Branch on Result Plus | JMP | Jump to New Location |
| BRK | Force Break | JSR | Jump to New Location Saving Return Address |
| BVC | Branch on Overflow Clear |  |  |
| BVS | Branch on Overflow Set |  | LDA |
|  | Load Accumulator with Memory |  |  |
| CLC | Clear Carry Flag | LDX | Load Index X with Memory |
| CLD | Clear Decimal Mode | LDY | Load Index Y with Memory |
| CLI | Clear Interrupt Disable Bit |  | Shift One Bit Right (Memory or Accumulator) |
| CLV | Clear Overflow Flag | NOP | No Operation |
| CMP | Compare Memory and Accumulator |  |  |
| CPX | Compare Memory and Index X | ORA | "OR" Memory with Accumulator |
| CPY | Compare Memory and Index Y |  |  |

```
PHA Push Accumulator on Stack
PHP Push Processor Status on Stack
PLA Pull Accumulator from Stack
PLP Pull Processor Status from Stack
ROL Rotate One Bit Left (Memory or Accumulator)
ROR Rotate One Bit Right (Memory or Accumulator)
RTI Return from Interrupt
RTS Return from Subroutine
SBC Subtract Memory from Accumulator with Borrow
SEC Set Carry Flag
SED Set Decimal Mode
SEI Set Interupt Disable Status
STA Store Accumulator in Memory
STX Store Accumulator in Memory
STY Store Index X in Memory
STY Store Index Y in Memory
TAX Transfer Accumulator to Index X
TAY Transfer Accumulator to Index Y
TSX Transfer Stack Pointer to Index X
TXA Transfer Index X to Accumulator
TXS Transfer Index X to Stack Pointe
TYA Transfer Index Y to Accumulator
```


## ADDRESSING MODES

## Accumulator Addressing

This form of addressing is represented with a one byte instruction, implying an operation on the accumulator.

## Immediate Addressing

In immediate addressing, the operand is contained in the second byte of the instruction, with no further memory addressing required.

## Absolute Addressing

In absolute addressing, the second byte of the instruction specifies the eight low order bits of the effective address while the third byte specifies the eight high order bits. Thus, the absolute addressing mode allows access to the entire 65 K bytes of addressable memory.

## Zero Page Addressing

The zero page instructions allow for shorter code and execution times by only fetching the second byte of the instruction and assuming a zero high address byte. Careful use of the zero page can result in significant increase in code efficiency.

## Indexed Zero Page Addressing - ( $\mathrm{X}, \mathrm{Y}$ indexing)

This form of addressing is used in conjunction with the index register and is referred to as "Zero Page, $X$ " or "Zero Page, Y." The effective address is calcuated by adding the second byte to the contents of the index register. Since this is a form of "Zero Page" addressing, the content of the second byte references a location in page zero. Additionally due to the "Zero Page" addressing nature of this mode, no carry is added to the high order 8 bits of memory and crossing of page boundaries does not occur.

## Indexed Absolute Addressing - ( $\mathrm{X}, \mathrm{Y}$ indexing)

This form of addressing is used in conjunction with $X$ and $Y$ index register and is referred to as "Absolute, $X$," and "Absolute, Y." The effective address is formed by adding the contents of $X$ or $Y$ to the address contained in the second and third bytes of the instruction. This mode allows the index register to contain the index or count value and the instruction to contain the base address. This type of indexing allows any location referencing and the index to modify multiple fields resulting in reduced coding and execution time.

## Implied Addressing

In the implied addressing mode, the address containing the operand is implicitly stated in the operation code of the instruction.

## Relative Addressing

Relative addressing is used only with branch instructions and establishes a destination for the conditional branch.
The second byte of the instruction becomes the operand which is an "Offset" added to the contents of the lower eight bits of the program counter when the counter is set at the next instruction. The range of the offset is -128 to +127 bytes from the next instruction.

## Indexed Indirect Addressing

In indexed indirect addressing (referred to as (Indirect, X$)$ ), the second byte of the instruction is added to the contents of the $X$ index register, discarding the carry. The result of this addition points to a memory location on page zero whose contents is the low order eight bits of the effective address. The next memory location in page zero contains the high order eight bits of the effective address. Both memory locations specifying the high and low order bytes of the effective address must be in page zero.

## Indirect Indexed Addressing

In indirect indexed addressing (referred to as (Indirect), Y), the second byte of the instruction points to a memory location in page zero. The contents of this memory location is added to the contents of the $Y$ index register, the result being the low order eight bits of the effective address. The carry from this addition is added to the contents of the next page zero memory location, the result being the high order eight bits of the effective address.

## Absolute Indirect

The second byte of the instruction contains the low order eight bits of a memory location. The high order eight bits of that memory location is contained in the third byte of the instruction. The contents of the fully specified memory location is the low order byte of the effective address. The next memory location contains the high order byte of the effective address which is loaded into the sixteen bits of the program counter.


INSTRUCTION SET - OP CODES, EXECUTION TIME, MEMORY REOUIREMENTS


|  |  | mmedate |  |  | absolute |  |  | 2enopage |  |  | accum. |  |  | melleo |  | (inoo. x ) |  |  | (mmol. r |  | 2. Paber ${ }^{\text {I }}$ |  |  | Amex |  | ABE. V |  |  | nelative |  | Imoinect | 2, Page, r |  |  | comoition coots |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| mamomic | openation | OP | N | \# | OP | N |  | \# OP | N | \# | OP | N | \# | OP | N | \# OP | N | O | OP | N | \# OP | N |  | OP | N \# | OP | $N$ | \# OP | P N | \# | OP N | \# OP | N | \# |  |
| $\begin{aligned} & \text { LDX } \\ & \text { LDY } \\ & \text { LSR } \\ & \text { NOP } \\ & \text { ORA } \end{aligned}$ | $M \rightarrow X$ (1) <br> $M \rightarrow Y$ (1) <br> $0 \rightarrow 7$ 0 <br> NO OPERATION <br> $A \vee M \rightarrow A$ | $\begin{gathered} \mathrm{A}_{2} \\ \mathrm{AQ} \\ \\ 09 \end{gathered}$ | 2 |  | $2 \begin{array}{ll} A E \\ A C \\ A E \\ \hline \end{array}$ | C $\begin{aligned} & 4 \\ & 4 \\ & 4 \\ & 6 \\ & 4\end{aligned}$ | $\begin{aligned} & 3 \\ & 3 \\ & 2 \end{aligned}$ | $\begin{array}{l\|l} \hline 3 & A 6 \\ 3 & A 4 \\ 3 & 46 \\ 3 & \\ 3 & 05 \\ \hline \end{array}$ | $3$ | 2 2 2 2 | 4 A | 2 | 1 | EA | 2 | 01 | 6 | 2 | 11 | 52 | 84  <br> 56  <br> 56  <br> 2 15 | $\begin{aligned} & 4 \\ & 6 \end{aligned}$ |  | $\begin{aligned} & B C \\ & 5 E \\ & 10 \end{aligned}$ | $\begin{array}{\|l\|l\|} \hline 4 & 3 \\ 7 & 3 \\ & \\ \hline & 3 \\ \hline \end{array}$ | $19$ | 4 |  |  |  |  | 86 | 4 | 2 | $\begin{array}{cccccc}1 \\ 1 & 1 & - & - & - & - \\ 1 & 1 & - & - & - \\ 0 & v & \checkmark & - & - & - \\ - & - & - & - & - & - \\ 1 & 1 & - & - & - & - \\ 1 & & \end{array}$ |
| PHA <br> PHP <br> PLA <br> PLP <br> ROL | $A \rightarrow M_{s}$ $S-1 \rightarrow S$ <br> $P \rightarrow M_{s}$ $S-1 \rightarrow S$ <br> $S+1 \rightarrow S$ $M s \rightarrow A$ <br> $S+1 \rightarrow S$ $M s \rightarrow P$ <br> 7 $0<C$ |  |  |  | 2 E | 6 |  | 326 | 5 | 2 | 2 A | 2 | 1 | $\begin{aligned} & 48 \\ & 08 \\ & 68 \\ & 68 \\ & 28 \end{aligned}$ |  | 1 |  |  |  |  | 36 | 6 | 2 | 3 E | T |  |  |  |  |  |  |  |  |  |  |
| $\begin{aligned} & \text { ROR } \\ & \text { RTI } \\ & \text { RTS } \\ & \text { SBC } \\ & \text { SEC } \\ & \text { SED } \end{aligned}$ | (Soe Fig. 1) RTRN INT. (See Fig. 2) RTRN SUB $A-M-\bar{C} \rightarrow A$ $\begin{aligned} & 1 \rightarrow C \\ & 1 \rightarrow D \end{aligned}$ | E9 | 2 | 2 | 6E | ${ }^{6} 6$ |  | $\begin{array}{l\|l} \hline 3 & 66 \\ 3 & E 5 \end{array}$ | 5 | 2 | 6A | 2 | ${ }^{1}$ | $\begin{aligned} & 40 \\ & 60 \\ & \\ & 38 \\ & 78 \\ & \hline \end{aligned}$ | 6 <br> 6 <br> 2 <br> 2 | $\begin{array}{\|l\|l\|} \hline 1 \\ 1 & \\ E_{1} \\ 1 & \\ 1 & \\ \hline \end{array}$ | 6 | 2 | F1 | 52 | $2{ }_{2}{ }^{76}$ | 6 |  | $7 \mathrm{FD}$ | $\begin{array}{\|l\|l} \hline 7 & 3 \\ 4 & 3 \end{array}$ | F9 | 4 | 3 |  |  |  |  |  |  |  |
| $\begin{aligned} & \text { SEI } \\ & \text { STA } \\ & \text { STX } \\ & \text { STY } \\ & \text { TAX } \end{aligned}$ | $\begin{aligned} & 1 \rightarrow 1 \\ & A \rightarrow M \\ & X \rightarrow M \\ & Y \rightarrow M \\ & A \rightarrow X \end{aligned}$ |  |  |  | 80 8 E 8 C | 4 <br> 4 <br> 4 <br> 4 |  | $\begin{array}{l\|l} 3 & 85 \\ 3 & 86 \\ 3 & 84 \end{array}$ | 3 3 3 | 2 2 2 |  |  |  | $78$ $\mid A A$ |  | 1881 | 6 | 2 | 91 | 6 | $2 \begin{aligned} & 95 \\ & 94\end{aligned}$ | 4 | 2 | 9 D | 53 | 99 | 5 | 3 |  |  |  | 96 | 14 |  | $\begin{array}{lllllll}- & - & - & 1 & - & - \\ - & - & - & & \\ - & - & - & - & - & - \\ - & - & - & - & - \\ 1 & 1 & - & - & - & -\end{array}$ |
| $\begin{aligned} & \text { TAY } \\ & \text { TSX } \\ & \text { TXA } \\ & \text { TXS } \\ & \text { TYA } \end{aligned}$ | $\begin{aligned} & A-Y \\ & S \rightarrow X \\ & X \rightarrow A \\ & X \rightarrow S \\ & Y \rightarrow A \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |  |  | 2 | 1 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| (1) <br> (2) <br> (3) <br> (4) | ADD 1 TO " N " IF PAGE BO ADD 1 TO " N " IF BRANCH ADD 2 TO "N" IF BRANCH CARRY NOT = BELOW IF IN DECIMAL MODE Z F ACCUMULATOR MUST BE |  |  |  |  |  |  | SSED ME P FFER <br> ZERO | $\begin{aligned} & \text { PAG } \\ & \text { REN } \end{aligned}$ |  |  |  |  |  | $\begin{array}{ll}x & \\ \text { y } \\ \text { A } \\ \text { M } \\ \text { M } \\ \text { Ms }\end{array}$ | INDEX INDEX ACCUM MEMO MEMOR |  | PE | TOR | EFFE | ECTI |  |  |  |  |  | + + $\stackrel{+}{*}$ $\forall$ $\forall$ $\checkmark$ |  | D UBTR ND R XCLU ODIF | $Z A C T$ <br> usiv <br> IED |  |  | $M_{7}$ $M_{6}$ $N$ ${ }^{+}$ |  | T MODIFIED EMORY BIT 7 EMORY BIT 6 <br> CYCLES <br> BYTES |

## SY6502-40 Pin Package

| $\mathrm{v}_{\text {ss }}=1$ | 40 ¢ $\overline{\text { RES }}$ |  |
| :---: | :---: | :---: |
| Rov ${ }^{2}$ | ${ }_{39} \square^{g_{2}}$ (0ut) | Features |
| $g_{1}$ (OUT) ${ }^{3}$ | ${ }^{38}$ s.o. |  |
| हित $\mathrm{C}_{4}$ | ${ }_{37} \square^{\text {g }}$ (IN) |  |
| N.c. $0^{5}$ | ${ }^{36}$ ¢.c. | -65K Addressable Bytes of Memory |
| SYNC ${ }^{\text {N, }}$ | ${ }_{34}^{35} \mathrm{~F} \mathrm{R} / \mathrm{w}$ - | - $\overline{\mathrm{RO}}$ Interrupt $\quad$ - $\overline{\mathrm{NMI}}$ Interrupt |
| $\mathrm{vcc}^{\text {c }} 8$ | ${ }^{3}$ дово | - On-the-chip Clock |
| $\mathrm{ABO}^{\text {[9 }}$ | 32 DB1 | - On-the-chip Clock |
| AB1 10 | ${ }_{31} \mathrm{DBB}$ | $\checkmark$ TTL Level Single Phase Input |
| AB2 ${ }^{11}$ | 30 двз | $\checkmark$ Crystal Time Base Input |
| ${ }_{\text {AB3 }}{ }^{\text {a }} \mathrm{C}^{12}$ |  | - SYNC Signal |
| A85 - 14 | ${ }_{27}$ - $^{\text {¢86 }}$ | (can be used for single instruction execution) |
| ${ }^{\text {AB6 }} \mathrm{Cl}^{15}$ | ${ }^{26}$ D887 | - RDY Signal |
| ${ }_{\text {AB7 }}{ }^{887} \mathrm{Cl}^{16}$ | ${ }^{25} \mathrm{P}^{\text {AB15 }}$ | (can be used for single cycle execution) |
| A89 ${ }^{18}$ | ${ }_{23} \mathrm{DAB13}^{\text {- }}$ | - Two Phase Output Clock for Timing of Support Chips |
| $\mathrm{AB10}^{19}$ | ${ }_{22}{ }^{\text {ABB12 }}$ |  |
| AB11- 20 | ${ }_{21} \mathrm{D}^{\text {ss }}$ |  |

SY6503-28 Pin Package


SY6504 \& SY6507 - 28 Pin Package


SY6505-28 Pin Package


## Features

- 4K Addressable Bytes of Memory (AB00-AB11)
- On-the-chip Clock
- $\overline{\mathrm{RQ}}$ Interrupt
- RDY Signal
- 8 Bit Bi-Directional Data Bus

SY6506-28 Pin Package

| $\overline{\mathrm{RES}} \square 1$ | 1 | 28 | $\square ø_{2}$ (OUT) |
| :---: | :---: | :---: | :---: |
| $\mathrm{v}_{\mathrm{ss}} \square_{2}$ | 2 | 27 | $\square \varnothing_{0}$ (IN) |
| $\varnothing_{1}$ (OUT) 3 | 3 | 26 | $\square \mathrm{R} / \mathrm{w}$ |
| І $\overline{\mathrm{RO}} \mathrm{C}_{4}$ | 4 | 25 | $\square \mathrm{DBo}$ |
| $\mathrm{v}_{\mathrm{cc}} \square_{5}$ | 5 | 24 | $\square \mathrm{DB1}$ |
| ABO 6 | 6 | 23 | $\square \mathrm{DB2}$ |
| AB1-7 | 7 | 22 | $\square$ DB3 |
| $A B 2 \square 8$ | 8 | 21 | $\square \mathrm{DB4}$ |
| AB3-9 | 9 | 20 | $\square \mathrm{DB5}$ |
| AB4 1 | 10 | 19 | $\square \mathrm{DB6}$ |
| AB5 1 | 11 | 18 | $\square \mathrm{DB7}$ |
| AB6 12 | 12 | 17 | $\square A B 11$ |
| AB7 1 | 13 | 16 | $\square A B 10$ |
| AB8 1 | 14 | 15 | $\square A B 9$ |

## Features

- 4K Addressable Bytes of Memory (AB00-AB11)
- On-the-chip Clock
- IRO Interrupt
- Two phases off
- 8 Bit Bi-Directional Data Bus


## SY6512 - 40 Pin Package

## Features



## SY6513 - 28 Pin Package

| $\mathrm{v}_{\mathrm{ss}} \square 1$ | 28 | $\square \overline{\mathrm{RES}}$ |
| :---: | :---: | :---: |
| $\varnothing_{1} \square^{2}$ | 27 | $\square \square_{2}$ |
| $\overline{\text { IRO- }} 3$ | 26 | $\square \mathrm{R} / \mathrm{w}$ |
| \MMI $4^{4}$ | 25 | $\square \mathrm{DBO}$ |
| $\mathrm{v}_{\mathrm{cc}} \square_{5}$ | 24 | $\square \mathrm{DB1}$ |
| ABo 6 | 23 | DB2 |
| AB1-7 | 22 | $\square \mathrm{DB3}$ |
| AB2 ${ }^{8}$ | 21 | $\square \mathrm{DB4}$ |
| AB3 9 | 20 | $\square \mathrm{DB5}$ |
| AB4 10 | 19 | $\square \mathrm{dB6}$ |
| AB5 11 | 18 | -DB7 |
| AB6 12 | 17 | $\square A B 11$ |
| AB7 13 | 16 | $\square A B 10$ |
| AB8 14 | 15 | $\square \mathrm{AB9}$ |

Features

- 4K Addressable Bytes of Memory (AB00-AB11)
- Two phase clock input
- $\overline{\mathrm{RQ}}$ Interrupt
- $\overline{\text { NMI }}$ Interrupt
- 8 Bit Bi-Directional Data Bus

SY6514-28 Pin Package


## Features

- 8K Addressable Bytes of Memory (AB00-AB12)
- Two phase clock input
- IRQ Interrupt
- 8 Bit Bi-Directional Data Bus

SY6515-28 Pin Package

| $\mathrm{V}_{\mathrm{ss}} \square$ | 1 | 28 | $\square \overline{R E S}$ |
| :---: | :---: | :---: | :---: |
| RDY $\square$ | 2 | 27 | $\square \varnothing_{2}$ |
| $\varnothing_{1} \square$ | 3 | 26 | $\square \mathrm{R} / \mathrm{W}$ |
| $\overline{\text { IRO }}$ | 4 | 25 | $\square \mathrm{DBO}$ |
| $V_{C C} \square$ | 5 | 24 | $\square \mathrm{DB1}$ |
| ABO $\square$ | 6 | 23 | $\square \mathrm{DB2}$ |
| AB1 | 7 | 22 | $\square$ DB3 |
| $A B 2 \square$ | 8 | 21 | $\square$ DB4 |
| AB3 - | 9 | 20 | $\square \mathrm{DB5}$ |
| AB4 | 10 | 19 | $\square \mathrm{DB6}$ |
| AB5 | 11 | 18 | $\square$ DB7 |
| AB6 - | 12 | 17 | $\square \mathrm{AB} 11$ |
| AB7 | 13 | 16 | $\square A B 10$ |
| AB8 | 14 | 15 | $\square \mathrm{AB9}$ |

## Features

- 4K Addressable Bytes of Memory (AB00-AB11)
- Two phase clock input
- IRQ Interrupt
- 8 Bit Bi-Directional Data Bus


## CLOCK GENERATION CIRCUITS



| CRYSTAL <br> FREQUENCY | OUTPUT FREQUENCY |  |
| :---: | :---: | :---: |
|  | $\div 2$ | $\div 4$ |
| 3.579545 MHz | 1.7897 MHz | 0.894886 MHz |
| 4.194304 MHz | 2.097152 MHz | 1.048576 MHz |



$$
R_{f}=330 K \text { ohms }
$$

$C_{f}=10 \mathrm{pF}$
XTAL - CTS KNIGHT MP SERIES OR EQUIVALENT

